Silicon Alignment Pins: An Easy Way to Realize a Wafer-to-Wafer Alignment by Lin, Robert H. et al.
10 NASA Tech Briefs, December 2013
The finned shape memory alloy
(SMA) plug currently shows hermetic
sealing capability based on preliminary
tests. The finned SMA plug sealing
technique requires a heater to actuate
the plug. Materials have been selected
to comply with current sample compat-
ibility, contamination control, and
planetary protection concerns. Various
Nitinol SMA chemistries are currently
being investigated that allow the seal
to start activating at temperatures as
low as 45 ºC (if low-temperature seal-
ing is required for sample integrity),
and as high as 135 ºC (if planetary
protection dry heat microbial reduc-
tion is required).
The contracting shape memory alloy
cap requires a heater to actuate an SMA
ring that swages the toothed cap onto
the outside of the tube. The expanding
SMA plug also requires a heater to actu-
ate a ring that swages the toothed cap
into the inside of the tube.
The benefit to the expanding torque
plug is that no heat is required to create
a seal. All that is needed is a rotating ac-
tuator to actuate the plug.
This work was done by Paulo J. Younse of
Caltech for NASA’s Jet Propulsion Laboratory.
Further information is contained in a TSP
(see page 1). NPO-48927
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Potential hermetic Sample Sealing Techniques include a contracting shape memory alloy cap, expand-
ing torque plug, expanding shape memory alloy plug, and a finned shape memory alloy plug.
Silicon Alignment Pins: An Easy Way To Realize a 
Wafer-to-Wafer Alignment
Etched pockets and silicon pins are used to align two wafers together.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Submillimeter heterodyne instru-
ments play a critical role in addressing
fundamental questions regarding the
evolution of galaxies as well as being a
crucial tool in planetary science. To
make these instruments compatible with
small platforms, especially for the study
of the outer planets, or to enable the de-
velopment of multi-pixel arrays, it is es-
sential to reduce the mass, power, and
volume of the existing single-pixel het-
erodyne receivers.
Silicon micromachining technology
is naturally suited for making these
submillimeter and terahertz compo-
nents, where precision and accuracy
are essential. Waveguide and channel
cavities are etched in a silicon bulk ma-
terial using deep reactive ion etching
(DRIE) techniques. Power amplifiers,
multiplier and mixer chips are then in-
tegrated and the silicon pieces are
stacked together to form a supercom-
pact receiver front end. By using sili-
con micromachined packages for these
components, instrument mass can be
reduced and higher levels of integra-
tion can be achieved.
A method is needed to assemble accu-
rately these silicon pieces together, and a
technique was developed here using
etched pockets and silicon pins to align
two wafers together. Each silicon piece is
patterned with the pockets on both sides
of the wafer, front and back, which are
then etched down to ≈130 µm.
Meanwhile, the silicon pins are
etched in a 200-µm thick wafer. By etch-
ing a C-shaped pin, the pin can be com-
pressed to fit into the alignment pocket
by an appropriate choice of the pin wall
thickness. When released, the pin ex-
pands to fill the pocket. A tight fit is en-
sured by choosing the relaxed pin diam-
eter to be greater than the pocket diam-
eter. This approach reduces the
misalignment tolerance to the posi-
tional variation between the photolitho-
graphically defined pockets, which is
typically under 3 µm.
During assembly, the silicon com-
pression pins are placed on the etched
pockets of the first wafer, and the wafer
to be aligned will find the right loca-
tion using its own “back” etched pock-
ets. The two wafers are therefore
quickly and easily aligned. If more
wafers need to be stacked, one can
place additional layers, each time using
the pins and the etched pockets as
alignment features.
Using this method, one can align
several wafers, if needed, by only han-
https://ntrs.nasa.gov/search.jsp?R=20130014523 2019-08-29T15:55:18+00:00Z
NASA Tech Briefs, December 2013 11
dling and aligning two wafers at a time.
Also, for accurate and tight align-
ments, the tolerances can be chosen
down to only 1 µm by using more accu-
rate lithography.
This work was done by Cecile Jung-Kubiak,
Theodore J. Reck, Robert H. Lin, Alejandro
Peralta, John J. Gill, Choonsup Lee, Jose
Siles, Risaku Toda, Goutam Chattopadhyay,
Ken B. Cooper, and Imran Mehdi of Caltech;
and Bertrand Thomas of RPG Radiometer
Physics GmbH for NASA’s Jet Propulsion Lab-
oratory. For more information, contact iaof-
fice@jpl.nasa.gov.
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